

**IN THE UNITED STATES DISTRICT COURT
FOR THE WESTERN DISTRICT OF TEXAS
AUSTIN DIVISION**

VLSI TECHNOLOGY LLC,

Plaintiff,

v.

INTEL CORPORATION,

Defendant.

Civil Action No.: 1:19-cv-00977-ADA

**INTEL’S STATEMENT REGARDING THE CONSTRUCTION OF “A CAPACITANCE
STRUCTURE”**

Defendant Intel Corporation (“Intel”) hereby submits this Statement Regarding the Construction of “A Capacitance Structure” in response to the Court’s request for a construction that represents the plain and ordinary meaning of the term in the context of the specification and prosecution history.¹

U.S. Patent No. 7,292,485

’485 Patent		
Claim Term	Intel’s Construction	Intrinsic Support
“a capacitance structure” (claims 1, 12, 17)	“a column or row of dummy memory cells”	“In another embodiment, the supply voltage is reduced during the write operation by charge sharing with <i>a dummy column of memory cells</i> . The <i>dummy column</i> is implemented to be similar to a normal memory array column. The <i>dummy column</i> can be shared with any number of memory array columns. Charge sharing is decoded and is only applied on write cycles. Also, the amount of charge shared is programmable by selecting how many <i>dummy cells</i> are connected in <i>the dummy column</i> . In another embodiment, the charge sharing is implemented using <i>a dummy row</i> .” ’485 Patent

¹ Intel preserves its position that the term “a capacitance structure” is a means-plus-function term and should be construed pursuant to 35 U.S.C. § 112, ¶ 6.

'485 Patent		
Claim Term	Intel's Construction	Intrinsic Support
		<p>at 2:13-23 (emphases added).</p> <p>“<i>Dummy column 17</i> is similar to a normal memory column and includes a pair of dummy bit lines labeled ‘SBL’ and ‘SBL*’. <i>Dummy SRAM cells 30, 32 and 34</i> are coupled to the dummy bit lines SBL and SBL* and are conventional SRAM cells in the illustrated embodiment. Each of the <i>dummy cells</i> has a supply terminal that can be coupled to conductor 37.... <i>Dummy column 17</i> is used for capacitance sharing with memory array 14 during a write operation. The amount of capacitance shared is determined in part by how many <i>memory cells</i> are coupled to conductor 37.” <i>Id.</i> at 3:59-4:7 (emphases added).</p> <p>“Charge sharing occurs between the selected columns of the memory array 14 and the <i>dummy column 17</i> to reduce the supply voltage of the memory cells of memory array 14 by a predetermined amount depending on the relative capacitances of <i>dummy column 17</i> and the selected columns of memory array 14. The capacitance of <i>dummy column 17</i> can be adjusted by selecting the number of <i>memory cells</i> coupled to conductor 37.” <i>Id.</i> at 4:39-46 (emphases added).</p> <p>“<i>Dummy row 70</i> is similar to a normal memory row and includes a word line labeled ‘SWL’ and all of the cells coupled to SWL. <i>Dummy SRAM cells 82, 84, and 86</i> are coupled to the dummy word line SWL and are conventional SRAM cells in the illustrated embodiment. Each of the <i>dummy cells</i> has a supply terminal that can be coupled to conductor 71.... <i>Dummy row 70</i> is used for capacitance sharing with memory array 14' during a write operation. The amount of capacitance shared is determined in part by how many <i>memory cells</i> are coupled to conductor 71.” <i>Id.</i> at 5:39-57 (emphases added).</p>

Dated: December 19, 2019

OF COUNSEL:

William F. Lee (*Pro Hac Vice*)
Louis W. Tompros (*Pro Hac Vice*)
Kate Saxton (*Pro Hac Vice*)
WILMER CUTLER PICKERING HALE
& DORR LLP
60 State Street
Boston, Massachusetts 02109
Tel: (617) 526-6000
Email: william.lee@wilmerhale.com
Email: louis.tompros@wilmerhale.com
Email: kate.saxton@wilmerhale.com

Gregory H. Lantier (*Pro Hac Vice*)
Amanda L. Major (*Pro Hac Vice*)
WILMER CUTLER PICKERING HALE
& DORR LLP
1875 Pennsylvania Avenue
Washington DC 20006
Tel: (202) 663-6000
Email: gregory.lantier@wilmerhale.com
Email: amanda.major@wilmerhale.com

Respectfully submitted,

/s/ J. Stephen Ravel

J. Stephen Ravel
Texas State Bar No. 16584975
KELLY HART & HALLMAN LLP
303 Colorado, Suite 2000
Austin, Texas 78701
Tel: (512) 495-6429
Email: steve.ravel@kellyhart.com

James E. Wren
Texas State Bar No. 22018200
1 Bear Place, Unit 97288
Waco, Texas 76798
Tel: (254) 710-7670
Email: james.wren@baylor.edu

Sven Stricker
Texas State Bar No. 24110418
KELLY HART & HALLMAN LLP
303 Colorado, Suite 2000
Austin, Texas 78701
Tel: (512) 495-6464
Email: sven.stricker@kellyhart.com

Attorneys for Intel Corporation

CERTIFICATE OF SERVICE

I hereby certify that all counsel of record who are deemed to have consented to electronic service are being served with a copy of the foregoing document via email on December 19, 2019.

/s/ J. Stephen Ravel

J. Stephen Ravel